On Probabilistic ACC Circuits with an Exact-Threshold Output Gate

نویسندگان

  • Richard Beigel
  • Jun Tarui
  • Seinosuke Toda
چکیده

Let SYM + denote the class of Boolean functions computable by depth-two size-n log O(1) n circuits with a symmetric-function gate at the root and AND gates of fan-in log O(1) n at the next level, or equivalently, the class of Boolean functions f such that f(x1; : : : ; xn) can be expressed as f(x1; : : : ; xn) = hn(pn(x1; : : : ; xn)) for some polynomial pn over Z of degree log O(1) n and norm (the sum of the absolute values of its coeecients) n log O(1) n and some function hn : Z ! f0;1g. Building on work of Yao Yao90], Beigel and Tarui BT91] showed that ACC SYM + , where ACC is the class of Boolean functions computable by constant-depth polynomial-size circuits with NOT, AND, OR, and MODm gates for some xed m. In this paper, we consider augmenting the power of ACC circuits by allowing randomness and allowing an exact-threshold gate as the output gate (an exact-threshold gate outputs 1 if exactly k of its inputs are 1, where k is a parameter; it outputs 0 otherwise), and show that every Boolean function computed by this kind of augmented ACC circuits is still in SYM +. Showing that some \natural" function f does not belong to the class ACC remains an open problem in circuit complexity, and the result that 1 ACC SYM + has raised the hope that we may be able to solve this problem by exploiting the characterization of SYM + in terms of polynomials, which are perhaps easier to analyze than circuits, and showing that f 6 2 SYM +. Our new result and proof techniques suggest that the possibility that SYM + contains even more Boolean functions than we currently know should also be kept in mind and explored. By a well-known connection FSS84], we also obtain new results about some classes related to the polynomial-time hierarchy.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On ACC and Threshold Circuits

We prove that any language in ACC can be approximately computed by two-level circuits of size 2('Ogn)', with a symmetric-function gate at the top and only AND gates on the first level. This implies that any language in ACC can be recognized by depth-3 threshold circuits of size 2('"gn)'. This result gives the first nontrivial upper bound on the computing power of ACC circuits.

متن کامل

Depth Reduction for Circuits with a Single Layer of Modular Counting Gates

We consider the class of constant depth AND/OR circuits augmented with a layer of modular counting gates at the bottom layer, i.e AC◦MODm circuits. We show that the following holds for several types of gates G: by adding a gate of type G at the output, it is possible to obtain an equivalent probabilistic depth 2 circuit of quasipolynomial size consisting of a gate of type G at the output and a ...

متن کامل

Design of Cost Efficient Noise Tolerant Digital VLSI Circuits based on Probabilistic methods

Noise in digital logic circuits does not reduce with the scaling down of CMOS devices. The conventional CMOS design does not provide noise immunity when the circuits are operated in the sub threshold region. In order to enhance the performance of the circuit and to handle the errors caused due to noise that are random and dynamic in nature, a cost effective probabilistic based noise tolerant ci...

متن کامل

Algorithms and Lower Bounds for Threshold Circuits

A fundamental purpose of theory of computation is to understand differences between uniform computation and nonuniform one. In particular, Boolean circuit has been studied in an area of nonuniform computation models, because Boolean circuits are natural formalization of computer architecture and hardware. Boolean circuit is compared with uniform computation expressed as fixed size programs whic...

متن کامل

A Design Methodology for Reliable MRF-Based Logic Gates

Probabilistic-based methods have been used for designing noise tolerant circuits recently. In these methods, however, there is not any reliability mechanism that is essential for nanometer digital VLSI circuits. In this paper, we propose a novel method for designing reliable probabilistic-based logic gates. The advantage of the proposed method in comparison with previous probabilistic-based met...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1992